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ABSTRACT 
In order to meet demands for faster and more efficient data processing, modern 
microprocessors are being designed with lower voltage implementations. The continuous 
packing of more devices on a single processor chip is increasing its current demands calling 
for an aggressive power management. These demands, in turn require special power supplies 
to provide lower voltages with higher currents capabilities for microprocessors. 
This work presents a modified low voltage high current Voltage Regulator Module 
(VRM) technology for desktop computers, and portable applications. The developed 
advanced VRM has advantages over conventional ones in power efficiency and reliability. 
  The SMPS outputs of desktop computers are mainlyേ5ܸ,േ12ܸ. Considering the 
factor of distribution loss for today’s processors +12V input supply is used instead of +5V 
and then it is step down to 1.2V. To make this dc/dc conversion efficient at lower voltages, 
synchronous converter is an obvious choice because of lower conduction loss in the diode.  
Primarily the various losses occurring in Synchronous Buck Converter (SBC) is 
analyzed mathematically. The results conclude the dominance of the switching loss on the 
high side MOSFET. ZVT, the most efficient among the soft switching techniques is 
employed to the SBC.  
The suggested Zero Voltage Transition (ZVT) Single Phase SBC is simulated using 
PSIM for design values of 3.3V, 12A output and switching frequency 200 kHz. The proposed 
converter exhibits an efficient performance in comparison with the conventional converter. 
Additionally, the resonant auxiliary circuit in ZVT, which conducts for a short period of 
time, is also devoid of the switching loss. The simulation results are then verified 
viii 
 
experimentally by developing a prototype of the proposed converter for a switching 
frequency of 200 kHz. 
With this satisfactory result, a ZVT MSBC (Multiphase Synchronous Buck 
Converter) is designed for 1.2V, 90A output switching at 500 kHz. The simulated results 
present a much better performance than the conventional MSBC. ZVT Techniques are only 
employed mostly for high power converters. A very few work in the literatures has applied 
them in the low powers. The increase in the efficiency of low power circuits (such as SBC) 
by applying ZVT technique is realized in this dissertation. 
KEYWORDS – dc/dc converter, Synchronous Buck Converter, Voltage Regulator Module, 
Zero Voltage Transition, Multiphase Synchronous Buck Converter, PSIM, Switching Loss, 
Microprocessor, Desktop Computers, Portable Applications. 
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Introduction   2 
The portable products, desktop computers, laptops need the use of SBCs for 
delivering efficient power to the microprocessors. It demands a high current and low voltage 
input for its various objectives. This work provides a solution to design an efficient power 
supply for the computer microprocessors. This design concept can be applied for the portable 
products also. 
1.1 Research Background 
 
Complying with Moore’s Law, which states that “transistor density of integrated 
circuits doubles every eighteen months,” the transistors per die in the microprocessors have 
been steadily increasing in the past decades, as shown in fig.1.1 [1]. The more the transistors 
are integrated into a single die, the more functions that die can perform [2]. It is predicted 
that in 2015, there will be tens of billions of transistors in a single chip [3]. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.1.1. Intel’s roadmap of the number of integrated transistors in one processor 
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Fig.1.2. Microprocessors voltage and current roadmap 
The increasing number of transistors in the microprocessors results in continuous 
increase of the microprocessor Current demands and hence, the power consumption. In order 
to reduce the power consumption of the microprocessors, the supply voltages have been 
decreased as shown in fig.1.2. Moreover, due to the high frequencies, the microprocessors 
load transition speeds also increase. The low voltage, high current and fast load transition 
speeds are the challenges imposed on microprocessors power supplies [4]. 
 For a 386 or 486 processor, a traditional centralized power supply (silver box) is 
sufficient to deliver all the power needed. The silver box also supports power to the memory 
chip, video card and other parts in the computer. When the Pentium processors emerged in 
the late 1990s, the centralized power systems no longer met their power requirements. 
Because of the microprocessors low voltage and high current demands, the parasitic resistors 
and inductors of the connections between the centralized silver boxes and the 
microprocessors had a severe, negative impact on power quality. It was no longer practical 
for the bulky silver box to provide energy directly to the microprocessor. To power the 
microprocessors of computer systems with dedicated converters, VRs, was then used. The 
point-of-load regulation system was used to deliver a highly accurate supply voltage to the 
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microprocessor, where a dedicated dc/dc converter, the VR, was placed in close proximity to 
the microprocessor in order to minimize the parasitic impedance between the VRM and the 
microprocessor. In the beginning, a 5V was used as the input of the VRM. As the power 
consumption of the microprocessor increased, the distribution loss of the 5V bus also 
dramatically increased. The input voltage from the silver box is now 12V and the supply 
voltage to the processors have been and will continuously be decreasing [5] - [7]. 
1.2 Converter Topology for VR 
 
Fig.1.3. Power delivery structures: (a) The initial power delivery architecture for CPUs (b) Current 
power delivery structure for CPUs 
The simplest known dc/dc step down converter is the buck topology. Designing buck 
converters for low voltages typically 5V and under provides a number of challenges. The 
main disadvantage is the significant power loss during the diode/Schottky diode D 
conduction period, which is the product of the forward voltage drop and its current [8]. 
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Fig.1.4. Conventional Buck Converter 
 
 
 
 
 
Fig.1.5. SBC and Gate Signal Waveforms 
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As shown in fig.1.4, by replacing D with S2, the conventional buck is converted to 
synchronous buck topology. The ideal gate signal waveforms of S and S2 are also shown in 
fig.1.5. The dead times between S and S2 are used to prevent the shoot through [9], [10]. 
During the dead time, the inductor current continues flowing through internal body diode of 
S2. When the gate signal of S2 is high, the inductor current flows through S2. Synchronous 
buck topology provides better efficiency than standard buck converter because the on-
resistance Rds(on) of S2 is in the milliohm range during S2 on time interval [8]. 
The synchronous buck circuit is in widespread use to provide high current, low 
voltage power for CPU’s, chipsets, peripherals etc. Typically used to convert from a 12V or 
5V supply, they provide outputs as low as 1.2V for low voltage CPUs made in sub micron 
technologies [4]. 
 
 
Fig.1.6. Synchronous Rectifier Parasitic Components 
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As shown in fig.1.6, high dv/dt on the low side switch node when it is turned off can 
raise the voltage on its gate through capacitive coupling from the drain-to-gate to the point 
and the switch is momentarily turned ON causing a shoot  through [11], [12]. Many resonant 
drivers were proposed to provide lossless gate drives [13]-[15] and the control techniques 
[16]-[19] were proposed to improve the slew rates of the microprocessor loads. 
As microprocessor power consumption increases, a single phase SBC can no longer 
deliver the required current. Handling the high current in a single phase converter would 
place high thermal demands on the components in the system such as the inductors and 
MOSFETs (metal-oxide semiconductor field-effect transistors). Therefore the VR topology 
adopts the MSBC. 
 
Fig.1.7. Two Phase MSBC 
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Multiphase operation is important for producing the high currents and low voltages 
demanded by today’s CPUs, as it reduces current ripple by interleaving phases and provides 
better thermal management due to the distributed structure [20] – [22]. 
1.3 Switching Loss 
 
 In SBCs, switching of semiconductor devices normally occurs at high current levels. 
Therefore, when switching at high frequencies these converters are associated with high 
power dissipation in their switching devices. Also, the higher input and lower output voltages 
bring about very low duty cycles. Hence, the high side MOSFET S/S3 should turn on and off 
in a very short period of time, which also brings switching losses into picture [23], [24]. The 
losses due to switching produce three considerable effects [25] on the converters in general, 
1. Achievable fS and efficiency limited 
2. EMI at high frequencies due to high di/dt, dv/dt and induces noise 
3. Switching locus may sometimes exceed safe operating area 
Switching loss of a MOSFET can be represented mathematically as, 
Pୗௐ ൌ
୚ీ౏.୍ీ.୤౏
ଶ
ሺt୭୬ ൅ t୭୤୤ሻ   1.1 
From equation (1.1) some important result can be deduced that switching losses can 
be reduced by two methods: 
(i) By reducing the turn-on and turn-off delay times. This is done by using faster and 
more efficient switches in the converter. 
(ii) By making the current or voltage across the switch zero before turning it on or 
off. Soft switching resonant converters are based on this concept. 
Also it is inferred from the equation that the switching loss in any semiconductor 
switch varies linearly with fS and the delay times [26], [27].  
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Hard switching is the predominant loss mechanism in the high side MOSFET 
followed by the conduction losses of the low side MOSFET [28], [29]. Some 60% to 70% of 
the total losses are in the MOSFET for a 60W power converter (Step – Down). Thus, more 
efficient power MOSFETs is needed that offer both reduced conduction and switching losses 
at higher frequencies [30]. The switching losses at higher frequencies can be eliminated by 
the soft switching techniques available.  
1.4 Solution 
 
There are mainly two techniques to eliminate the switching losses namely ZVS and 
ZCS. QRCs were introduced to overcome the disadvantages of conventional PWM 
converters operating at high switching frequency by achieving ZVS for the active switch and 
ZCS for the rectifier diode [31]-[34]. ZVS MRCs technique utilizes all major parasitic of the 
power stages and all semiconductor devices in MRC operate with ZVS, which substantially 
reduces the switching losses and noise [35].  
In both techniques, the switching losses in the semiconductor devices are eliminated 
due to the fact that current through or voltage across the switching device at switching point 
is equal to or near zero. This reduction in the switching loss allows the designer to attain a 
higher operating frequency without sacrificing converter efficiency. By doing so, the 
resonant converters show promise of achieving what could not be achieved by the PWM 
converter that is the design of small size and weight converters. Currently, resonant power 
converters operating in the range of a few megahertz are available. Another advantage of 
resonant converters over PWM converters is the decrease of harmonic content in the 
converter voltage and current waveforms. Therefore, when the resonant and PWM converters 
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are operated at the same power level and frequency, it is expected that the resonant converter 
will have lower harmonic emission [36]. 
The Resonant converters operate with sinusoidal current through the power switches 
which results in high peak and RMS currents for the power transistors and high voltage 
stresses on the rectifier diodes. Furthermore, when the line voltage or load current varies over 
a wide range, QRCs are modulated with a wide switching frequency range, making the 
circuit design difficult to optimize [37]. As a compromise between the PWM and resonant 
techniques, various soft switching PWM converter techniques has been proposed to aim at 
combining desirable features of both the conventional PWM and Quasi Resonant techniques 
without a significant increase in circulating energy.  
1.5 ZVT and ZCT 
 
Such a solution has been achieved by ZVT and ZCT. The choice between the two 
depends on the semiconductor device technology that will be used. In the case of majority 
carrier semiconductors, the best choice would be ZVS, where the capacitive turn-on losses 
can be eliminated. On the other hand, in the case of minority carrier semiconductors, the ZCS 
technique can avoid the turn off losses caused by the current tail [38]. 
The voltage-mode soft-switching method that has attracted most interest in recent 
years is the ZVT. This is because of its low additional conduction losses and because its 
operation is closest to the PWM converters.  Instead of using a series resonant network across 
the power switch, an alternative way is to use a shunt resonant network across the power 
switch. The auxiliary circuit of the ZVT converters is activated just before the main switch is 
turned on and ceases after it is accomplished.  The auxiliary circuit components in this circuit 
have lower ratings than those in the main power circuit because the auxiliary circuit is active 
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for only a fraction of the switching cycle.  A partial resonance is created by the shunt resonant 
network to achieve ZCS or ZVS during the switching transition. And it will still keep the 
advantages of a PWM converter because after the switching transition is over, the circuit 
reverts back to PWM operation mode [39 -42].  
Previously proposed ZVT-PWM converters have at least one of the following key 
drawbacks. 
1. The auxiliary switch is turned off while it is conducting current. This causes 
switching losses and EMI to appear that offsets the benefits of the using the 
auxiliary circuit. In converters such as the ones proposed in [43], [44] the turn off 
is very hard. 
2. The auxiliary circuit components have high voltage and/or current stresses. Such 
as converters proposed in [45], [46]. The converter proposed in [42] reduces the 
current stress on the main switch, but circuit is very complex.  
Reducing switching losses for High side MOSFETs operating at low powers is not 
clearly dealt in literatures. Hence, this work presents a new class of ZVT SBC. By using a 
simple resonant auxiliary network in parallel with the main switch, the proposed converters 
achieve ZVS for the main switch and synchronous switch, ZCS for the auxiliary switch. 
1.6 Dissertation Outline 
 This chapter has discussed the problems occurring in SBC and has given an outline 
solution to its switching loss. Chapter 2 analysis the various losses occurring in SBC 
mathematically and validates the domination of switching loss on the high side switch. 
Chapter 3 introduces the new ZVT SBC and analysis its various modes of operation, thereby 
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designing its various parameters for experimentation. Chapter 4 discusses the results on the 
designed converter verifying its superior performance over the conventional one by both 
simulation and experimental work. Chapter 5 introduces the ZVT MSBC and presents its 
simulation results, where it is shown to be much more efficient than the existing MSBC. 
Chapter 6 presents a summary of the dissertation and points out the limitation in ZVT MSBC 
proposing the future work. 
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As this work concentrates on reducing switching losses in Synchronous Buck 
Converters (SBCs), it is essential to elucidate briefly on this loss. It was concluded from 
literatures in the previous chapter that the high side switching loss is highly dominant 
compared to the low side switching loss. In this chapter the need for eliminating the high side 
switching loss is validated by mathematical analysis. 
A SBC having the following values is considered for the analysis:- 
VS   = 12V   
V0  = 3.3V 
I0  =12A  
fS  = 200 kHz 
S 1 and S2  =IRF1312. It has Rds (on) of 10 mΩ. 
 
  Fig.2.1. Synchronous Buck Converter 
2.1 The High Side Losses 
The power loss in any MOSFET is the combination of the MOSFET’s switching loss 
and the conduction loss. 
PHS ൌ PSW ൅ PCOND     2.1                  
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2.1.1 Conduction Loss 
Calculating high side conduction loss is straightforward as the conduction losses are 
just the I2R losses in the MOSFET times the MOSFET’s duty cycle: 
PCOND ൌ I଴
ଶ. Rୢୱሺ୭୬ሻ.
Vబ
VS
    2.2 
PCOND ൌ 12Aଶ. 10mΩ.
ଷ.ଷV
ଵଶV
ൌ 0.396W    
2.1.2 Switching Loss 
The switching time is broken up into 5 periods (t1-t5) as illustrated in fig. 2.2. The top 
drawing in fig.2.2 shows the voltage across the MOSFET and the current through it. The 
bottom timing graph represents VGS as a function of time. The shape of this graph is identical 
to the shape of the QG curve contained in the datasheets, shown in fig.2.3, which assumes the 
gate is being driven with a constant current. The QG notations in fig.2.2 indicate which QG is 
being charged during the corresponding time period. 
The switching interval begins when the high-side MOSFET driver turns on and 
begins to supply current to S’s gate to charge its input capacitance. There are no switching 
losses until VGS reaches the MOSFET’s VTH, therefore the power loss during the time period 
t1 (Pt1) = 0. When VGS reaches VTH, the input capacitance is being charged and ID is rising 
linearly until it reaches the current in L0 which is presumed to be I0. During the period t2 the 
MOSFET is sustaining the entire input voltage across it, therefore, the energy in the 
MOSFET during t2 is: 
E୲మ ൌ tଶ. ቀ
VS.Iబ
ଶ
ቁ     2.3 
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Fig.2.2. High Side Switching Losses and QG 
 
Fig.2.3. Gate Charge vs. Gate Source Voltage of IRF1312 
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During the period t3, I0 is flowing through S, and VDS begins to fall. The entire gate 
current starts to recharge CGD. During this time the current is constant at I0 and the voltage is 
falling fairly linearly from VS to zero, therefore:  
E୲య ൌ tଷ. ቀ
VS.Iబ
ଶ
ቁ     2.4 
During t4 and t5, the MOSFET is just fully enhancing the channel to obtain its rated 
Rds (on) at a rated VGS. The losses during this time are very small compared to t2 and t3, when 
the MOSFET is simultaneously sustaining voltage and conducting current, so it can be safely 
ignored in the analysis. The switching loss for any given edge is just the power that occurs in 
each switching interval, multiplied by the duty cycle of the switching interval:  
PSW ൌ ቀ
VS.Iబ
ଶ
ቁ . ሺtଶ ൅ tଷሻ. ሺfSሻ   2.5 
 
Fig.2.4. Drive Equivalent Circuit 
Each period, t2 and t3 is determined by how long it takes the gate driver to deliver all 
of the charge required to move through a time period, 
t୶ ൌ  
QGሺ౮ሻ
Iౚ౨౟౬౛౨
      2.6 
Most of the switching interval is spent in t3, which occurs at a voltage VSP. This is not 
specified in most MOSFET datasheets, which can be read from the gate charge graph. Gate 
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charge values only vary slightly with drain current and drain-source voltage. Hence VSP read 
from fig.2.3 is 8V. 
The following values for the gate driver circuit are assumed for the analysis: 
VDD    = 10V 
Rdriver (pull-up)   = 5Ω 
Rdriver (pull-down)   = 2Ω 
Rgate    = 1.5Ω 
With VSP known, the gate current can be determined by Ohm’s law on the circuit in 
fig.2.3. 
Iୢ୰୧୴ୣ୰ሺLିHሻ ൌ  
VDDିVSP
Rౚ౨౟౬౛౨ሺ౦౫ౢౢష౫౦ሻାRౝ౗౪౛
  2.7 
Iୢ୰୧୴ୣ୰ሺLିHሻ ൌ  
ଵ଴Vି଼V
ହஐାଵ.ହஐ
ൌ 0.31A   
Iୢ୰୧୴ୣ୰ሺHିLሻ ൌ  
VSP
Rౚ౨౟౬౛౨ሺ౦౫ౢౢషౚ౥౭౤ሻାRౝ౗౪౛
  2.8 
Iୢ୰୧୴ୣ୰ሺHିLሻ ൌ  
଼V
ଶஐାଵ.ହஐ
ൌ 2.28A    
The rising time (L-H) and falling times (H-L) are treated separately, since Idriver can 
be different for each edge. The VGS excursion during t2 is from VTH to VSP. Approximating 
this as VSP simplifies the calculation considerably and introduces no significant error. This 
approximation also allows to use the QG(SW) term to represent the gate charge for a MOSFET 
to move through the switching interval.  
QGሺSWሻ ൎ QGD ൅
QGS
ଶ
     2.9 
Taking the values of QGD and QGS from IRF1312 datasheet, 
QGሺSWሻ ൎ 35nC      
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So, the switching times therefore are: 
tSሺLିHሻ ൌ  
QGሺSWሻ
Iౚ౨౟౬౛౨ሺLషHሻ
    2.10 
tSሺLିHሻ ൌ
ଷହ୬C
଴.ଷଵA
ൌ 112.9ns     
tSሺHିLሻ ൌ  
QGሺSWሻ
Iౚ౨౟౬౛౨ሺHషLሻ
    2.11 
tSሺHିLሻ ൌ  
ଷହ୬C
ଶ.ଶ଼A
ൌ 15.35ns     
The switching loss discussion above can be summarized as: 
PSW ൌ ቀ
V౟౤.Iబ
ଶ
ቁ . ሺfSሻ. ሺtSሺLିHሻ ൅ tSሺHିLሻሻ 2.12 
PSW ൌ ൬
12V. 12A
2
൰ . ሺ200kHzሻ. ሺ112.9ns ൅ 15.35nsሻ ൌ 1.847W 
2.2 The Low Side Losses 
The Low side Loss (PLS) also comprises of conduction and switching loss. 
PLS ൌ PSW ൅ PCOND     2.13 
2.2.1 Conduction Loss 
PCOND ൌ I଴
ଶ. Rୢୱሺ୭୬ሻ. ሺ1 െ
Vో
VS
ሻ   2.14 
PCOND ൌ 12ଶ. 10mΩ. ቀ1 െ
ଷ.ଷV
ଵଶV
ቁ ൌ 1.044W    
2.2.2 Switching Loss 
 Since the switch S2 turns on and off with only a diode drop across it, switching loss of 
the low side MOSFET is negligible. 
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2.3 The Gate Driver Loss 
 The power to charge the gate:  
PGATE ൌ ሺQGሻ. ሺfSሻ. ሺVDDሻ    2.15 
Taking the value of QG from datasheet 
PGATE ൌ ሺ140nCሻ. ሺ500kHzሻ. ሺ10Vሻ ൌ 0.7W   
PGATE is the power from the VDD supply required to drive a MOSFET gate. It is 
independent of the driver's output resistance and includes both the rising and falling edges. It 
is distributed between Rdriver, Rgate proportional to their resistances. 
Dissipation in the driver for the rising edge is: 
PDRሺLିHሻ ൌ
Pౝ౗౪౛.Rౚ౨౟౬౛౨ሺ౦౫ౢౢష౫౦ሻ
ଶሺR౪౥౪౗ౢሻ
   2.16 
Where,                         
R୲୭୲ୟ୪ ൌ Rୢ୰୧୴ୣ୰ ൅ R୥ୟ୲ୣ      
PDRሺLିHሻ ൌ
଴.଻W.ହஐ
ଶሺ଺.ହሻ
ൌ 0.27W    2.17 
Similarly, dissipation in the driver for the falling edge is: 
PDRሺHିLሻ ൌ
Pౝ౗౪౛.Rౚ౨౟౬౛౨ሺ౦౫ౢౢషౚ౥౭౤ሻ
ଶሺR౪౥౪౗ౢሻ
  2.18 
PDRሺHିLሻ ൌ
଴.଻W.ଶ
ଶሺଷ.ହሻ
ൌ 0.2W     
PDRIVER ൌ PDRሺLିHሻ ൅ PDRሺHିLሻ ൌ 0.47W   
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The Losses discussed are summarized in the table given below. 
Table.2.1. Summary of the Loss Analysis 
 
 
 
 
 
2.4 Conclusion 
The Converter designed for an output power of 39.6W suffers from the losses 
calculated as above mathematically. It is found that the switching loss of the high side alone 
swallows 4.62% of the converters output. Hence, it is of serious importance to minimize this 
loss for a better performance of the SBC. 
 
 
 
 
 
 High Side Low Side 
PSW 1.847W Negligible 
PCOND 0.396W 1.044W 
PDRIVER 0.47W 0.47W 
 Chapter 3 
 
 
CONVERTER 
OPERATION AND 
DESIGN 
 
 
The Proposed Converter 
Modes of Operation 
Converter Design Procedure 
Selection of Devices 
Conclusion 
 
 
Converter Operation and Design  23 
This chapter first introduces the proposed circuit of single phase ZVT synchronous 
buck converter and explores its various modes of operation with suitable waveforms and 
circuit diagrams. After this detailed study, design values for the converter are fixed. The 
criteria for selection of devices are also discussed. 
3.1 The Proposed Converter 
 
Fig.3.1. Proposed ZVT SBC 
The circuit scheme of the proposed new ZVT SBC is shown in Fig.3.1. An auxiliary 
circuit added in parallel to S is the modification made to SBC. The auxiliary circuit consists 
of an S1, Cr and Lr. It operates only during a short switching transition time to create ZVS 
condition for S.  A high frequency Schottky diode D is used for discharging Cr to the load, 
which happens before the turn on of S2.  
During one switching cycle, the following assumptions are made in order to simplify 
the steady state analysis of the circuit shown in fig.3.1. 
1. VS is constant. 
2. V0 is constant or C0 is large enough. 
3. I0 is constant or L0 is large enough. 
4. L0 is much larger Lr. 
5. Reverse recovery time of all diodes is ignored. 
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Considering the above assumptions, the converter is simplified as: 
 
Fig.3.2. Simplified ZVT SBC 
3.2 Modes of Operation 
Seven stages take place in the steady state operation during one switching cycle in the 
proposed converter. The key waveforms of these stages are given in fig.3.3. The detailed 
analysis of every stage is presented below: 
Mode 1 (t0, t1): Prior to t = t0, S2 was conducting. S and S1 were in off-state. At t0, S1 
is turned on which realizes zero-current turn-on as it is in series with Lr. The current through 
Lr and Cr rise at the same rate as the rate of fall of current through S2.  Resonance occurs 
between Lr and Cr during this mode. The mode ends at t = t1, when iLr reaches I0 and when S2 
turns off. 
iSమ ൌ I଴ െ iL౨     3.1   
iL౨ሺt െ t଴ሻ ൌ
V౩
Z
 sin ω ሺt െ t଴ሻ  3.2    
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Fig.3.3. Theoretical Waveforms 
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ω ൌ
1
ඥL୰C୰
ൌ Resonant Frequency 
Z ൌ ඨ
L୰
C୰
ൌ Characteristic Impedance 
At t=t1,  
  VC౨ሺtଵ െ t଴ሻ ൌ VC౨భ    3.3 
iL౨ሺtଵ െ t଴ሻ ൌ I଴   3.4 
t଴ଵ ൌ tଵ െ t଴ ൌ
ଵ
ன
sinିଵሺI౥Z
V౩
ሻ  3.5 
 
Fig.3.4. Converter Operation in Mode 1 
Mode 2 (t1, t2): As Lr and Cr continue to resonate in this mode too, the current in 
excess to I0 flows through the body diode of S, which is responsible for its zero voltage turn 
on. The conduction of the body diode discharges CDS across S. As the auxiliary circuit is 
providing the required load, the body diode of S2 does not conduct here as in the 
conventional converters, which causes a drop in output voltage during the dead time period. 
This mode ends when the CDS is depleted of charges and when the inductor current again 
reaches I0.  
iSଶ ൌ 0     3.6 
iL౨ሺt െ tଵሻ ൌ
VSିVC౨భ
Z
sin ω ሺt െ tଵሻ ൅ I଴ cos ω ሺt െ tଵሻ  3.7 
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At t=t2, 
iL౨ሺtଶ െ tଵሻ ൌ I଴     3.8 
tଵଶ ൌ
ଶ
ன
ሺtanିଵ ቀ
VSିVC౨
IబZ
ቁሻ   3.9 
VC౨ሺtଶ െ tଵሻ ൌ VC౨మ    3.10 
 
Fig.3.5. Converter Operation in Mode 2 
Mode 3 (t2, t3): At t2, S is turned-on with ZVS. During this stage the growth rate of is, 
is determined by the resonance between Lr and Cr. The resonant process continues in this 
mode too where the current iLr continue to decrease. Again in this mode, since S is turned on 
at the instant iLr=I0, the body diode of the S2 does not conduct here too because S1 starts 
supplying the required output. At the end of this mode iLr equals zero and resonant capacitor 
voltage equals vCr(max). 
iL౨ሺt െ tଶሻ ൌ
ିVC౨మ
Z
sinω ሺt െ tଶሻ ൅ I଴ cosω ሺt െ tଶሻ  3.11 
At t=t3, 
iL౨ ൌ 0     3.12 
tଶଷ ൌ tanିଵ ൬
IబZ
VC౨మ
൰    3.13 
VC౨ሺtଷሻ ൌ VC౨ሺౣ౗౮ሻ   3.14 
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Fig.3.6. Converter Operation in Mode 3 
Mode 4 (t3, t4): At t3, S1 is turned-off with ZCS. The resonant capacitor starts to 
discharge through the body diode of the switch S1, which causes the resonant current iLr to 
rise in the reverse direction. It reaches a maximum negative and increases to zero. At the end 
of this mode, body diode of S1 is turned off and the resonant peak current flowing through 
the main switch is zero. Cr is charged to –vCr (max). 
 
 
 
 
 
 
 
 
Fig.3.7. Converter Operation in Mode 4 
 
iL౨ሺt െ tଷሻ ൌ
VC౨ሺౣ౗౮ሻ
Z
. sin ω ሺt െ tସሻ  3.15 
At t = t4, 
iL౨ሺtସሻ ൌ 0     3.16 
tଷସ ൌ
஠
ன
     3.17 
VC౨ሺtସሻ ൌ െVC౨య    3.18   
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Mode 5 (t4, t5): Since the body diode of S1 has turned off at t4, now only the S carries 
the load current. There is no resonance in this mode and the circuit operation is identical to a 
conventional PWM buck converter. 
iS ൌ i଴     3.19 
VC౨ሺtହሻ ൌ െVC౨య    3.20 
 
Fig.3.8. Converter Operation in Mode 5 
Mode 6 (t5, t6): At t5, S is turned off with ZVS and D starts conducting. The resonant 
energy stored in Cr is transferred to the load through D. This mode finishes when Cr is fully 
discharged. 
஼ܸೝሺݐ െ ݐହሻ ൌ െ ஼ܸೝయ ൅
ூబ
஼ೝ
ሺݐ െ ݐହሻ  3.21 
At t=t6, 
஼ܸೝሺݐ଺ሻ ൌ 0     3.22 
ݐହ଺ ൌ
஼ೝ௏಴ೝయ
ூబ
    3.23 
Mode 7 (t6, t7): During this mode, the converter operates like a conventional PWM 
buck converter until the switch S1 is turned on in the next switching cycle. 
iSଶ ൌ I଴    3.24 
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Fig.3.9. Converter Operation in Mode 6 
 
 
 
Fig.3.10. Converter Operation in Mode 7 
3.3 Converter Design Procedure 
The inductor current waveform I(L0) in a conventional synchronous buck converter 
contains a dc component I0 and a linear ripple of peak magnitude dI as shown in fig.3.11. In a 
well designed converter, the dc component I0 entirely flows through the load resistance R0 
and the entire inductor current ripple flows through C0 as it is chosen large enough such that 
its impedance at the switching frequency is much smaller than load [8]. Hence using a high 
value of L0 and C0 gives a ripple free constant output current and voltage at a constant load.  
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Fig.3.11. Inductor Current Waveform in SBC 
The auxiliary circuit in this proposed converter operates only for a short period of 
time. Hence for most of the switching time, it resembles a conventional SBC. Hence the 
value of L0 and C0 can be computed by the established equations used for the conventional 
converter. 
The converter is to be designed for VS = 12V, V0 = 3.3V, I0=12A and fs = 200 kHz. 
L଴ ൌ
ሺV౩ିVబሻሺୢ.T౩ሻ
ଶ.∆୧L
   3.25 
L଴ ൌ
ሺ12V െ 3.3Vሻሺ0.275 X 5μsሻ
2X12 X 5%
ൌ  9.969μH 
C଴ ൌ  
∆୧L.T౩
଼.∆Vౙ
      3.26 
C଴ ൌ  
0.6A X 5μ
8 X 3.3V X 0.1%
ൌ 113.64 μF 
The auxiliary circuits in ZVT turns on before the main switch and turns off after the 
main switch is turned on. During the period between auxiliary and main switch turn-on, the 
resonant inductor is charged to Ip, which is designed for a very few amperes more than I0.  
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VS entirely flow only to charge Lr and Cr up to the time period t2 i.e. up to the 
charging of inductor current to Ip. Hence a series LC resonant circuit solution as in equation 
3.2 is applicable here to find the values of Lr and Cr. 
The resonant inductor current in a series LC resonant circuit from 3.2 is given by 
iL౨ሺtሻ ൌ IP. sin ωt   3.27 
IP ൌ VS. ට
C౨
L౨
    3.28 
For Ip= 12.2A, VS = 12V 
C୰ ൌ 1.0336 L୰   3.29 
t୮ ൌ
஠
ଶன
ൌ
஠ඥL౨C౨
ଶ
   3.30 
The converter is designed for fS of 200 kHz. Hence, TS = 5µs. It is considered for 
simplification that S is turned on at 0.4166µs (i.e. at 30° of the 360°, which is one switching 
cycle). The body diode of S is designed to operate for 5°s from 25° to 30°. Hence, the peak 
value occurs approximately at 27° i.e. at,   
tp = 0.375µs    3.31 
Thus referring to equations 3.29, 3.30, 3.31, 
L୰ ൌ
2 X 0.375μs
1.0336 X 3.14
ൌ 231.09 nH 
C୰ ൌ 1.0336 L୰ ൌ 238.85 nF 
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These designed values are summarized below: 
Table.3.1. Designed Values for the converter 
Parameter Value 
L0 10µH 
C0 120µF 
Lr 230nH 
Cr 240nF 
 
3.4 Selection of Devices 
3.4.1 MOSFET Selection 
When selecting the MOSFETs, there is a fundamental choice of whether to use an N 
channel or P channel device for the upper switch. N channel MOSFETs have the advantage 
of lower on resistance for a given die size and often have lower gate charge. They also tend 
to be relatively inexpensive. Their chief drawback is that they need a bootstrapped drive 
circuit or a special bias supply for the driver to work, since the gate drive must be several 
volts above the input voltage to the converter to enhance the MOSFET fully.  
Conversely, P channel MOSFETs has simpler gate drive requirements. They require 
that their gate be pulled a few volts below the input voltage for them to be turned on. Their 
disadvantage is that their cost is higher as compared to their N channel counterpart for an 
equivalent Rds(on), and they generally have slower switching times. For a lower side switch S2, 
an N channel MOSFET with a very low on-state resistance is usually preferred. For soft 
switching applications, Coss is important because it can affect the resonance of the circuit.  
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3.4.2 Inductor and Capacitor Selection 
The optimum inductor value for a particular supply is dependent on the switching 
frequency, transient performance, and the conduction losses in the inductor and other 
components. Some of the merits for selecting a low vs. high inductor value for a given core 
size and geometry are summarized below: 
A. Benefits of Lower Inductor Values 
1. Low DCR: lower DC inductor losses in windings 
2. Fewer turns: higher DC saturation current 
3. High di/dt: faster response to load step / dump  
4. High di/dt: fewer output capacitors required for good load transient recovery 
B. Benefits of Higher Inductor Values 
1. Low ripple: lower AC inductor losses in core (flux) and windings (skin effect)  
2. Low ripple: lower conduction losses in MOSFETs  
3. Low ripple: lower RMS ripple current for capacitors 
4. Low ripple: continuous inductor current flow over wider load range  
In general, lower inductor values are best for higher frequency converters, since the 
peak-to peak ripple current decreases linearly with switching frequency. A good rule of 
thumb is to select an inductor that produces a ripple current of 10% to 30% of full load DC 
current. Too large an inductance value leads to poor loop response, and too small an 
inductance value leads to high AC losses. The capacitor value is chosen based on L0. A high 
value of C0 gives fewer ripples and vice-versa. 
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3.5 Conclusion 
A few assumptions were made to ZVT SBC for steady state analysis of the circuit. 
The various modes of its operation are presented neatly, thereby designing the converter 
parameters. Using these values the performance of the converter is examined by both 
simulation and experiment in the next chapter. Various criteria in selecting the devices for 
experimental set up are discussed briefly. 
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The parameters of SBC considered for the loss analysis and design in chapter 2 and 
chapter 3 is adopted here for simulation and experimental validation. The simulation results 
are validated with experimental observations.  
The simulation is carried out in PSIM pro 7.1.2 by assigning the appropriate designed 
value for each element. PSIM is a simulation package specifically designed for power 
electronics and motor control. With its user-friendly interface, its simulation speed, its 
capability of simulating any type of power converters and control circuits, PSIM is ideal for 
system-level simulation, control loop design, and motor drive system studies.   
4.1 The Simulation Results 
 
Fig.4.1. Switching Waveform of S in SBC 
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Fig.4.2. Enlarged Switching Waveform of S in SBC 
 
 
 
 
 
Fig.4.3. Switching Waveform of S in ZVT SBC 
 
Fig. 4.1 and Fig. 4.2 show the switching action of S in SBC which suffers from the 
switching loss. The Fig. 4.3 presents the switching action of S in the proposed converter, 
which is devoid of the switching loss but the peak current raises an issue on the conduction 
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loss. From the equation 2.2 it is recalled that the conduction loss of switch S for the same 
design in SBC is 0.396W. The average current flowing through switch S from fig. 4.3 is 
measured as 17.067A and the conduction loss is, 
Pେ୓୒ୈ ൌ 17.067Aଶ. 10mΩ.
3.3V
12V
ൌ 0.801W 
Whereas, switching loss for SBC from 2.12 is 1.847W at fS = 200 kHz but from the 
same equation it is inferred that switching loss varies linearly with fS .S1 also conducts only 
for a short duty cycle, hence negligibly less conduction loss arising from it. As seen from fig. 
4.4, S1 is also devoid of the switching loss. Taking all these into account, the proposed 
converter is efficient than the conventional converter. 
 
Fig.4.4. Switching Waveform of S1 IN ZVT SBC 
 The ripple in the output inductor current L0 shown in fig.4.7 almost entirely flows 
through the output capacitor C0 shown in fig.4.7. This provides a good tolerant output 
voltage. Output Voltage and current match the designed values of 3.3V, 12A as shown in fig. 
4.9 and 4.10. 
Results and Discussions  39 
 
Fig.4.5. Switching Waveform of S2 in ZVT SBC 
 
 
Fig.4.6. Resonant Capacitor Voltage 
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Fig.4.7. Output Inductor Current 
 
 
 
 
Fig.4.8. Output Capacitor Ripple Current 
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Fig.4.9. Output Voltage 
 
 
 
Fig.4.10. Output Current 
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4.2 The Experimental Results 
A prototype of the circuit is developed at 200 kHz. MOSFET IRF1312 is used for the 
high-side switch S, auxiliary switch S1 and for the low side switch S2 as well owing to its 
excellent feature of having low gate charge and on-state resistance. ELHC300, an APLAB 
Programmable electronic DC load of voltage rating 0-120V DC and current rating 0-60A is 
used to vary the load and quantify efficiency. 
 
Fig.4.11. SIMULINK – dSPACE interface 
The PWM signals are generated using dSPACE DS1104 as shown in fig. 4.11. The 
yellow color block built in PSIM defines the conduction period of the switches. The 
“SLAVE BIT OUT” is dSPACE’s slave DSP block. The signals from PSIM are taken to the 
experimental set up through this slave DSP I/O block. More information on dSPACE is given 
in the appendix. 
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Schottky diode DS is used anti-parallel to the S1 to avoid the conduction of its body 
diode. However, a small amount of current flows through the body diode. Adding one more 
Schottky diode in series to S1 will fully block the reverse current through the body diode but 
it may increase the forward voltage drop. 
 
Fig.4.12. Schematic of Experimental circuit 
 
 
 
vs 
 
 
 
 
         is 
 
Fig.4.13. Main Switch S: vS; iS: (V: 10 V/div, I: 10 A/div, time: 0. 5 μs/div) 
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Fig.4.14. Auxiliary Switch S1: vS1; iS1: (V: 10 V/div, I: 10 A/div, time: 0. 5 μs/div) 
 
 
 
 
 
                                      -  iS2 
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Fig.4.15. Synchronous Switch S2: vS2; iS2: (V: 10 V/div, I: 10 A/div, time: 0. 5 μs/div) 
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Fig.4.16. Schottky Diode D: vd; id: (V: 10 V/div, I: 10 A/div, time: 0. 5 μs/div) 
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Fig.4.17. Output Voltage: vo (V: 1 V/div, time: 2.5 μs/div) 
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Fig.4.18. Efficiency plot between ZVT SBC and SBC 
Fig. 4.12, 4.13 and 4.14 is seen to switch on and off with zero current and voltage. 
They match exactly with the simulation results in fig. 4.3, 4.4 and 4.5. The output voltage 
presented in fig. 4.16 has a small ripple and it is seen to remain constant at 3.3V. Finally, the 
fig. 4.17 clearly verifies the improved performance of the proposed converter.  
4.3 Conclusion 
  The simulation and experimental results obtained were in accordance to the design 
aspects. With this satisfactory output, the auxiliary circuit is added to MSBC, which is 
widely used nowadays in the computer processors power supplies. The portable power 
mostly use single phase SBC for their power supplies. 
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High performance Voltage Regulator Modules (VRMs) for the new generation of 
microprocessors have many strict and challenging specifications that include high power 
density, high output current capability, low output voltage deviation and fast transient-
response. According to Intel’s roadmap, over tens of billions of transistors will be integrated 
into one processor by 2015 [3]. The consumption current will be increased to 200A while the 
voltage is down to 0.8V by 2010 [47]. Such high current low voltage converter 
implementation with improved performance is possible by multiphase circuits. In this chapter 
MSBC with the proposed resonant auxiliary circuit has been simulated and results are 
presented.  
5.1 Schematic of ZVT MSBC 
Fig. 5.1 shows the schematic circuit of ZVT 2 phase MSBC. Each phase is built up 
with identical structure for equal sharing of current between the phases. 
. 
Fig.5.1. Schematic of a 2-Phase ZVT MSBC 
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5.2 Design Considerations 
A 4 Phase ZVT MSBC is designed for VS = 12V, V0 = 1.2V, I0 = 90A, and fs= 500 
kHz. These values of Pentium IV are taken from [4]. The design procedure, operation of this 
converter is the same as the single phase ZVT SBC. The circuit parameters L0 = 960nH, Lr = 
26nH, Cr = 95nF are same for all the phases and the output capacitance is C0 = 20μF.  
Compared to the single phase SBC, a low inductor value is obtained from the design 
equations. Interleaving VRs with small inductances reduces both the steady state voltage 
ripples and the transient voltage spikes, so that a much smaller output capacitance can be 
used to meet the steady state and transient voltage requirements. Thus, power density can be 
significantly improved. Moreover, interleaving makes the thermal dissipation more evenly 
distributed.  
5.3 Simulation Results 
 
Fig.5.2. Output Voltage 
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Fig.5.3. Output Current 
 
 
   
 
Fig.5.4. Switching action of S 
 
 
 
Multiphase ZVT Synchronous Buck Converter  51 
 
Fig.5.5. Switching action of S1 
 
 
Fig.5.6. Inductor Current in the Different Phases 
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Fig.5.2 and Fig.5.3 shows the output voltage and current matching with the design 
value of 1.2V and 90A. Fig. 5.4 and Fig. 5.5 show the switching action of S and S1, which 
are devoid of the switching loss. Fig. 5.6 shows the sharing of inductor current in all the four 
phases. Almost equal current is flowing in all the phases, which provides an equal amount of 
stress on all the high side switches. Fig. 5.7 shows the efficiency calculation, where the ZVT 
MSBC has an edge over the MSBC.  
 
Fig.5.7. Efficiency plot between MSBC and ZVT MSBC 
5.4 Conclusion  
 A new ZVT MSBC is presented in this chapter. An auxiliary switch is added in each 
of the phases to eliminate the switching losses by creating a partial resonance. It is concluded 
from simulation that none of the switches used in this converter suffers from the switching 
loss. This proposed converter is efficient in the active mode but during the sleep mode or at 
low powers, its performance is on par with the conventional one. It is hence concluded that 
eliminating switching losses in ZVT MSBC delivers power efficiently to the computer 
processors.  
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6.1 Summary 
Nano technology is driving VLSI (very-large-scale integrated) circuits in a path of 
greater transistor integration and faster clock frequencies. This has imposed a challenge for 
delivering high current and low voltages at greater switching frequencies to modern 
processors. Increase in the switching frequency cause the switches to turn on and off in a 
very short period. This forms the basis for the switching loss, which increases linearly with 
switching frequency. Furthermore, the Moore’s Law is perceived to prevail at least for the 
next decade, with continuous advancements of processing technologies for VLSI circuits. 
Hence, eliminating the switching loss for an efficient power supply becomes the need of the 
hour. 
It is the purpose of this work to develop high-efficiency, high-power density VRs 
(Voltage Regulators) to power present and future generations of processors. This dissertation 
has focused on the following: 
1. Analysis of various losses occurring in Synchronous Buck Converters (SBCs) 
2. Modeling of a new Zero Voltage Transition (ZVT) SBC for portable 
applications 
3. A VR structure for powering today and future’s microprocessors those are 
used in desktop, laptop. 
In order to build an efficient converter, it is necessary to identify and quantify the 
losses occurring in it. Hence, a mathematical analysis of the SBC is carried out. The results 
prove the domination of high side switching loss over the rest of the losses. Moreover, it 
consumes a major share in the converters output. 
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Following the vision of eliminating high side switching loss, SBC is modeled with the 
very attractive ZVT soft switching technique. In comparison to the other methods, the current 
and voltage stress on the switches is very low in ZVT. 
The new designed ZVT SBC is then simulated for 12V input, 12A/3.3V output at 
switching frequency of 200 kHz. None of the switches is found to suffer from the switching 
losses. It is also experimentally proved that ZVT SBC is able to achieve a higher efficiency 
than the conventional converter, not only at full load condition but also at light load condition 
by the soft switching technique. This unique feature makes the approach even more attractive 
for the portable applications. 
However, for desktop processor power supplies multiphase synchronous buck 
converters (MSBC) are employed as its current demand is much more in comparison to the 
portable application devices. The concept of removing switching loss by ZVT technique is 
also extended to MSBC. Simulation is performed to analyze its performance. Alike the single 
phase, ZVT MSBC is also found to deliver an efficient performance. 
As a conclusion, eliminating the semiconductor devices switching losses is a 
promising solution for powering future processors. It is widely effective in computer and 
communication systems. Far beyond that, it provides a feasible platform for new 
architectures to power the future microprocessors. 
6.2 Future Work 
The ZVT MSBC is not implemented practically. It has an auxiliary circuit present in 
each phase, which may increase the cost and size of the converter. The immediate idea is to 
employ a single auxiliary circuit for any number of phases used. Designing the converter as 
mentioned brings in a few more problems. They are mainly: 
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1. Current flows through the body diode of all the non-conducting switches, when 
the auxiliary circuit is in operation.  
2. Employing a few more switches in avoiding the above problem makes the 
converter circuit complex. 
Imparting the above suggested change to it arrives as a challenge to the power supply 
design engineers. Applying the above suggestion to the converter may provide much better 
efficiency at low powers also, which is not achieved in this work.  
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The Matlab Simulink, by use of the Real Time Interface (RTI) is capable to link the 
simulation files to the real world, namely is possible to connect the variables of simulation 
structure to physical input-output units, (analog to digital and digital to analog inverters, 
digital in/outs etc). Using appropriate hardware it is possible to generate code, (executed on 
the target processor) based on simulation structure. In this way the time-consuming 
programming can be avoided and results a very powerful and efficient development 
procedure. This approach was used by dSPACE in design of its DS series of controller cards, 
dedicated for real time control of fast processes like electrical drives. The DS1104 card 
contains all necessary peripherals and computing power (offered by a PowerPC master-
processor and TMS320F240 slave-DSP) for implementation of complex drives structures. 
The software associated to the card provides the control for the implementation process from 
simulation up to real time experiment. 
 The dSPACE systems used for Motor/Control labs is an embedded or self contained 
system. The PCI controller card DS1104 installed in the computers is its own entity. None of 
the processing for a system implemented on the DS1104 dSPACE board is done by the host 
PC. As a result the board requires that software be created and downloaded to the board for 
the system to function. The MPC8240 PowerPC 603e processor and TMS320F240 DSP on 
the card provide the computing power necessary for real time control tasks. 
The Control Desk software, which comes along with the installation, is used to design 
the system implementation and interface with the DS1104 dSPACE board. It is used to 
download software to the board, start and stop the function of the DS1104 as well as create a 
layout for interfacing with global variables in C/C++ programs used for implementation.  
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Fig.1. Architecture of DS1104 
 
 
 
 
Fig.2. Picture of DS1104 
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An overview of the pertinent system specification includes:  
 • Four multiplexed inputs to 16-bit analog to digital converter (ADC), Four inputs 
with independent 12-bit ADCs, and an 8-output digital to analog converter (DAC).  
 • 2 incremental Encoders  
 • Onboard independent 64-bit floating point processor  
 • Onboard Slave DSP  
 • Onboard memory  
 • Other digital I/O capabilities  
The system includes three main components:  
 • PCI development Board  
 • I/O breakout box  
 • Control Desk software and software protection dongle  
The eight, 16 bit, D/A converters each with an output range of ±10V operates as 
voltage sources as their output impedance is close to zero, and each D/A channel can source 
or sink up to 5mA. The resolution, which represents the smallest difference between two 
output levels of the converter, is 20V/216 = 0.305mV. That is, the output voltage of the D/A 
converter can be varied from -10V to +10V in 0.305 mV steps.  
The first four A/D channels share a single 16 bit A/D converter through an analog 
multiplexer. As a result, it is not possible to simultaneously sample analog signal on these 
four channels. The remaining four channels each have dedicated 12 bit A/D converters, 
allowing the simultaneous sampling of four analog input signals. The input range for all eight 
channels is ±10 V. The resolution of the 16 bit channels is 0.305mV, while the resolution for 
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the 12 bit A/D converters is 20 V/212 = 4.9mV. The input impedance of each A/D channel is 
approximately 1 MΩ.  
The 37 pin, 20 bit digital I/O can provide a maximum of ±5mA and +5V output while 
the slave DSP can provide a maximum of ±13mA and +5V output. The slave DSP can 
generate four 1-Φ PWM signals with variable duty cycle, frequencies and polarity. Also 3-Φ 
signal generation is possible. It is not simultaneously possible to generate both the 1-Φ and 3-
Φ signals due to the pin conflicts. Slave DSP was used to generate signals from pins 5, 10, 11 
in the ZVT SBC experiment. 
Fig. 2 shows the dSPACE DS1104 Board. The D/A channels are located at the left 
hand side of the breakout panel, and are labeled DACH1 through DACH8. Immediately to 
the right of the D/A are ADCH1 through ADCH8 for the A/D converters, digital I/O and 
slave I/O PWM. 
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